DP7304B/DP8304B 8-Bit TRI-STATE® **Bidirectional Transceiver (Non-Inverting)**

General Description


The DP73048B/DP8304B are high speed Schottky 8-bit TRI-STATE bidirectional transceivers designed to provide bidirectional drive for bus oriented microprocessor and digital communications systems. They are all capable of sinking 16 mA on the A ports and 48 mA on the B ports (bus ports). PNP inputs for low input current and an increased output high (VOH) level allow compatibility with MOS, CMOS, and other technologies that have a higher threshold and less drive capabilities. In addition, they all feature glitch-free power up/down on the B port preventing erroneous glitches on the system bus in power up or down.

DP7304B/DP8304B are featured with Transmit/Receive (T/R) and Chip Disable (CD) inputs to simplify control logic.


Features

- 8-bit bidirectional data flow reduces system package count
- Bidirectional TRI-STATE inputs/outputs interface with bus oriented systems
- PNP inputs reduce input loading
- Output high voltage interfaces with TTL, MOS, and
- 48 mA/300 pF bus drive capability
- Pinouts simplify system interconnections
- Transmit/Receive and chip disable simplify control logic
- Compact 20-pin dual-in-line package
- Bus port glitch free power up/down

Logic and Connection Diagrams



Duai-in-Line Package



Top View

Order Number DP7304BJ, DP8304BJ. DP8304BN or DP8304BWM See NS Package Number J20A, N20A or M20B

Logic Table

Inputs		Resulting Conditions		
Chip Disable	Transmit/Receive	A Port	B Port	
0	0	OUT	IN	
0	1	IN	OUT	
1	х	TRI-STATE	TRI-STATE	

X = Don't Care

DP7304B/DP8304B

1667 mW

1832 mW

501126	0062550

Absolute Maximum Ratings (Note 1)

if Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 5.5V input Voltage Output Voltage 5.5V Storage Temperature -65°C to +150°C

Maximum Power Dissipation* at 25°C Cavity Package Molded Package

260°C Lead Temperature (soldering, 4 sec.) *Derate cavity packaga 11.1 mW/°C above 25°C; derate molded package 14.7 mW/°C above 25°C. **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V _{CC})			
DP7304B	4.5	5.5	٧
DP8304B	4.75	5.25	٧
Temperature (TA)			
DP7304B	- 55	125	°C
DP8304B	0	70	°C

DC Flectrical Characteristics (Notes 2 and 3)

Symbol	Parameter		Conditions		Min	Тур	Max	Units
A PORT	(A0-A7)							
VIH	Logical "1" Input Voltage	$CD = V_{1L}, T/\overline{R} =$	2.0V		2.0			٧
V _{IL}	Logical "0" Input Voltage	CD = V _{IL} , T/R =	2.0V	DP8304B			0.8	٧
				DP7304B			0.7	٧
V _{OH}	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} = V_{IL}$		$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.7		٧
				$I_{OH} = -3 \text{ mA}$	2.7	3.95		>
VOL	Logical "0" Output Voltage	$CD = T/\overline{R} = V_{IL}$	I _{OL} = 16 mA (8	304B)		0.35	0.5	٧
			$I_{OL} = 8 \text{ mA (bo)}$	th)		0.3	0.4	٧
los	Output Short Circuit Current		$CD = V_{IL}, T/\overline{R} = V_{IL}, V_O = 0V,$ $V_{CC} = Max (Note 4)$		-10	-38	-75	mA
İıH	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} =$	2.0V, V _{IH} = 2.7\	/		0.1	80	μΑ
lı	Input Current at Maximum Input Voltage	$CD = 2.0V$, $V_{CC} =$	$CD = 2.0V, V_{CC} = Max, V_{IH} = 5.25V$				1	mA
I _Ι L	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} =$	$CD = V_{IL}, T/\overline{R} = 2.0V, V_{IN} = 0.4V$			-70	-200	μΑ
VCLAMP	Input Clamp Voltage	$CD = 2.0V$, $I_{IN} =$	$CD = 2.0V, I_{IN} = -12 \text{ mA}$			-0.7	1.5	٧
lod	Output/input	CD = 2.0V		$V_{IN} = 0.4V$			-200	μΑ
	TRI-STATE Current			$V_{IN} = 4.0V$			80	μΑ
B PORT	(B0-B7)							
V _{IH}	Logical "1" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	V _{IL}		2.0			V
VIL	Logical "0" Input Voltage	$CD = V_{IL}, T/\overline{R} =$	V _{IL}	DP8304B			0.8	٧
				DP7304B			0.7	V
V _{OH}	Logical "1" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -1.15	V _{CC} -0.8		V
				$I_{OH} = -5 \text{ mA}$	2.7	3.9		٧
				$i_{OH} = -10 \text{ mA}$	2.4	3.6		٧
VOL	Logical "0" Output Voltage	$CD = V_{IL}, T/\overline{R} =$	2.0V	I _{OL} = 20 mA		0.3	0.4	٧
				$I_{OL} = 48 \text{ mA}$		0.4	0.5	٧
los	Output Short Circuit Current	$CD = V_{IL}, T/\overline{R} = V_{CC} = Max (Note)$	_		-25	-50	150	mA

DC Electrical Characteristics (Notes 2 and 3) (Continued)				T-52-31			
Symbol	Parameter	Condition	ons	Min	Тур	Max	Units
B PORT (B0-B7) (Continued)						
l _{IH}	Logical "1" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IH}$	_{ = 2.7V		0.1	80	μА
lı	Input Current at Maximum Input Voltage	$CD = 2.0V, V_{CC} = Max, V_{CC}$	V _{IH} = 5.25V			1	mA
I _{IL}	Logical "0" Input Current	$CD = V_{IL}, T/\overline{R} = V_{IL}, V_{IN}$	₁ = 0.4V		-70	-200	μА
VCLAMP	Input Clamp Voltage	$CD = 2.0V, I_{IN} = -12 \text{ m}$	A		-0.7	-1.5	٧
lod	Output/input	CD = 2.0V	$V_{IN} = 0.4V$	0		-200	μΑ
	TRI-STATE Current		$V_{iN} = 4.0V$			+200	μА
CONTRO	L INPUTS CD, T/R						
VIH	Logical "1" Input Voltage			2.0			٧
V_{IL}	Logical "0" Input Voltage		DP8304B			8.0	٧
			DP7304B			0.7	ν
l _{IH}	Logical "1" Input Current	V _{IH} = 2.7V			0.5	20	μА
lj	Maximum Input Current	V _{CC} = Max, V _{IH} = 5.25V				1.0	mA
lıL	Logical "0" Input Current	V _{IL} = 0.4V	T/R		-0.1	-0.25	mA
			CD		-0.25	-0.5	mA
VCLAMP	Input Clamp Voltage	I _{IN} = -12 mA			-0.8	-1.5	٧
POWER S	SUPPLY CURRENT						
Icc	Power Supply Current	CD = 2.0V, V _{IN} = 0.4V, V _{CC} = Max			70	100	mA
		CD = V _{INA} = 0.4V, T/R	= 2V, V _{CC} = Max		90	140	mA

AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
A PORT	DATA/MODE SPECIFICATIONS					
[‡] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	CD = 0.4V, T/\overline{R} = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		14	18	ns
^t PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	CD = 0.4V, T/\vec{R} = 0.4V (Figure A) R1 = 1k, R2 = 5k, C1 = 30 pF		13	18	ns
t _{PLZA}	Propagation Delay from a Logical "0" to TRI-STATE from CD to A Port	B0 to B7 = 0.4V, T/\overline{R} = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		11	15	ns
t _{PHZA}	Propagation Delay from a Logical "1" to TRI-STATE from CD to A Port	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure C) S3 = 0, R5 = 1k, CR = 15 pF		8	15	ns
[†] PZLA	Propagation Delay from TRI-STATE to a Logical "0" from CD to A Port	B0 to B7 = 0.4V, T/\overline{R} = 0.4V (Figure C) S3 = 1, R5 = 1k, C4 = 30 pF		27	35	ns
^t PZHA	Propagation Delay from TRI-STATE to a Logical "1" from CD to A Port	B0 to B7 = 2.4V, T/\overline{R} = 0.4V (Figure C) S3 = 0, R5 = 5k, C4 = 30 pF		19	25	ns
B PORT D	ATA/MODE SPECIFICATIONS					
t _{PDHLB}	Propagation Delay to a Logical "0" from A Port to B Port	CD = 0.4V, T/\overline{R} = 2.4V (Figure A) R1 = 100 Ω , R2 = 1k, C1 = 300 pF R1 = 667 Ω , R2 = 5k, C1 = 45 pF		18 11	23 18	ns ns
[†] PDLHB	Propagation Delay to a Logical "1" from A Port to B Port	CD = 0.4V, T/\overline{R} = 2.4V (Figure A) R1 = 100 Ω , R2 = 1k, C1 = 300 pF R1 = 667 Ω , R2 = 5k, C1 = 45 pF		16 11	23 18	ns ns


AC Electrical Characteristics V _{CC} = 5V, T _A = 25°C (Continued)			T-52-31					
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
B PORT	B PORT DATA/MODE SPECIFICATIONS (Continued)							
t _{PLZB}	Propagation Delay from a Logical "0" to TRI-STATE from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 1k, C4 = 15 pF		13	18	ns		
t _{PHZB}	Propagation Delay from a Logical "1" to TRI-STATE from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 15 pF		8	15	ns		
t _{PZLB}	Propagation Delay from TRI-STATE to a Logical "0" from CD to B Port	A0 to A7 = 0.4V, T/\overline{R} = 2.4V (Figure C) S3 = 1, R5 = 100 Ω , C4 = 300 pF S3 = 1, R5 = 667 Ω , C4 = 45 pF		32 16	40 22	ns ns		
t _{РZНВ}	Propagation Delay from TRI-STATE to a Logical "1" from CD to B Port	A0 to A7 = 2.4V, T/\overline{R} = 2.4V (Figure C) S3 = 0, R5 = 1k, C4 = 300 pF S3 = 0, R5 = 5k, C4 = 45 pF		26 14	35 22	ns ns		
TRANSM	IT/RECEIVE MODE SPECIFICATIONS							
t _{TRL}	Propagation Delay from Transmit Mode to Receive a Logical "0", T/R to A Port	CD = 0.4V (Figure B) S1 = 0, R4 = 100Ω , C3 = 5 pF S2 = 1, R3 = 1k, C2 = 30 pF		30	40	ns		
t _{TRH}	Propagation Delay from Transmit Mode to Receive a Logical "1", T/R to A Port	CD = 0.4V, (Figure B) S1 = 1, R4 = 100Ω , C3 = 5 pF S2 = 0, R3 = 5k, C2 = 30 pF		28	40	ns		
^t RTH	Propagation Delay from Receive Mode to Transmit a Logical "1", T/R to B Port	CD = 0.4V (Figure B) S1 = 0, R4 = 1k, C3 = 300 pF S2 = 1, R3 = 300Ω, C2 = 5 pF		28	40	ns		

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meent to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: Unless otherwise specified, min/max ilmits epply ecross the supply and temperature range listed in the table of Recommended Operating Conditions. All typical values given are for V_{CC} = 5V end T_A = 25°C.

Note 3: All currents into device pins are positive; all currents out of device pins are negative. All volteges are referenced to ground unless otherwise specified. Note 4: Only one output et a time should be shorted.

Switching Time Waveforms and AC Test Circuits





Note: C1 includes test fixture capacitance.

FIGURE A. Propagation Delay from A Port to B Port or from B Port to A Port

Switching Time Waveforms and AC Test Circuits (Continued)

T-52-31







Note: C2 and C3 include test fixture capacitance.

TL/F/8793-6

FIGURE B. Propagation Delay from T/\overline{R} to A Port or B Port



TL/F/8793-7



TL/F/8793-8

Note: C4 includes test fixture capacitance. Port input is in a fixed logical condition. See AC table,

FIGURE C. Propagation Delay to/from TRI-STATE from CD to A Port or B Port